

FIG. 1A

FIG. 1B




FIG. 2

FIG. 3




FIG. 4A

FIG. 4B




FIG. 5




FIG. 6




FIG. 7




FIG. 8A




FIG 8B

cycle	RTL
0	r1 <- 0
1	r1 <- r1 * 5
2	r1 <- r1 + 4
3	st [r2], r1
4	st [r3], r1

inst.	latency
mul	3
add	1

FIG. 9




FIG. 10A

FIG. 10B

FIG. 10C

The diagram illustrates inter-iteration dependencies between two iterations of a loop. It shows two iteration blocks, iteration 1 and iteration 2, each containing a sequence of instructions numbered 0 to 7. Instruction 3 in iteration 1 depends on instruction 4 in iteration 2, labeled 'Cross-Iter Dep'. Instruction 6 in iteration 1 depends on instruction 7 in iteration 1, labeled 'Flow Dep.'

cycle	instruction
iteration 1	0
	1 ← virt reg1
	2
	3
	4 virt reg1 ←
	5
	6 virt reg2 ←
	7 ← virt reg2
iteration 2	0
	1 ← virt reg1
	2
	3
	4 virt reg1 ←
	5
	6 virt reg2 ←
	7 ← virt reg2




FIG. 13




FIG. 14A

FIG. 14B

FIG. 14C